

Compal Confidential

LA-F881P Schematics Document


Intel Coffee Lake S with DDR4 + CNP + AMD GPU (R17M-P1-70)

AIO M/B

REV : 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/08/10	Deciphered Date	2018/09/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title			
		Cover Page			
Size		Document	Number	Rev	
Custom		LA-F882P M/B			0.2
Date:		Monday, April 09, 2018			Sheet 1 of 66

AIO 520-27ICB Black Diagram (Intel+AMD)



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title Black Diagram			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document	Number	Rev
				Custpm		LA-F882P M/B	0.2
				Date:	Monday, April 09, 2018		Sheet 2 of 66

PCIE Port Table		
No.	Port	Device
12	6	LAN
13	7	WLAN
27	21	SSD
28	22	SSD
29	23	SSD
30	24	SSD

SATA Port Table		
No.	Port	Device
19	0	HDD
20	1	ODD

USB2.0 Port Table		
Port	Device	OC# Pin
1	USB 2.0 Rear IO Port 2	OC#1
2		NA
3	USB 2.0 Rear IO Port 3	OC#1
4	USB 2.0/3.0 (Rear IO)	OC#2
5	USB 2.0/3.0 Rear IO(type C)	OC#2
6	USB 2.0/3.0 (IO Board)	OC#3
7	Web Camera	NA
8	Card Reader	NA
9	TOUCH	NA
10	WLAN/BT	NA

USB3.0 Port Table		
No.	Port	Device
1	1	USB3.0 (Rear IO) (Gen2)
2	2	USB3.0 (IO Board)
3	3	USB 3.0 Rear IO (type C) (Gen1)
4	4	USB 3.0 Rear IO (type C) (Gen1)
5	5	NC
6	6	NC

BOARD ID Table	
Board ID	PCB Revision
0	0.1
1	0.2
2	0.3 *
3	

DDI Port Table		
No.	Port	Device
1	DDI1	HDMI OUT
2	DDI2	NC
3	DDI3	NC

SKU ID(Project) Table

SKU (UMA&DIS)	ECA70 (C7) 520-27IKL SIT BOM Configure Table
431ABJ38L01 (DIS) 451ABJ38L01 Micron_4G	3B@DPNMR@RCM YSE NBX BZ b@BM@S@RMN@WIM@NCM@
431ABJ38L02 (UMA) 451ABJ38L02	3B@DPNMR@RCM YSE NBX BZ MA@S@RMN@WIM@
431ABJ38L03 (DIS) 451ABJ38L03 Samsung_4G	3B@DPNMR@RCM YSE NBX BZ b@RM@S@RMN@WIM@NCM@
431ABJ38L04 (DIS) 451ABJ38L04 Hynix_4G	3B@DPNMR@RCM YSE NBX BZ b@BM@RMN@S@WIM@NCM@
X4EABJ38L01 (P5) (for LAN 8111G)	DPMPMP YSEB EB YSCMP
X4EABJ38L02 (P5) (for LAN 8111H)	DPMPMP YSEB EB YSCMP SXEM@ V

BOM Structure Table

BOM Structure	Description
BZ	AT&T@L@P@B@B@X@B@
@or@xx@	U@P
NK@	U@P@M
CN@	CH@P@P@C@t@b@y@M
MP	M@P@P@M@B@t
EM@	M@P@P@M@B@t
EB	M@P@P@M@B@t
ES@	ED@P@P@M@B@t
ES@	ED@P@P@M@B@t
YSC	YSC@P@B@C@P@h
@YSE@	YSC@ED@P@P@M@B@t
YSCM@	YSC@M@P@P@M@B@t
YSCED	YSC@ED@P@P@M@B@t
LS	GP
LS@X	GP
Hx@	X@P@R@H@X@Z@V@R@M@h@
X@P@M@	X@P@R@S@M@G@M@C@f@
X@M@B@Z@	S@I@M@P@R@G@V@M@C@f@
U@	U@AS@U
TM	H@T@M
OK@F	P@R@M@P@S@P@h@h@t@B
DP	P@R@S@t@A@P@S@P@R@P@t@p@n
BSM@	G@U@B@I@B@P@M@B@t
K@	K@P@C@M@B@A@I
BSMI	S@M@F@M@E@M@D@S@P@t@p@n@B@P
@SEMI@	S@M@F@M@E@M@D@S@P@t@p@n@B@P
DPMP@	D@P@M@P@P@M@B@t
MPMP@	M@P@M@P@P@M@B@t
SC@	P@R@R@D@Z@C@G
BB@	H
n@h@o@	n@h@o@T@M
IS@	S@I@M
SA@	W@P@S@M@R@P@B@t@n@P@h@t@B
NMR@	W@P@B@t@S@R@P@C@r@B@t@p@n
WFM	O@H@W@P@M
MC@	P@R@A@D@P@M@D@B@M@S@B@t@p@n
NMO	N@I@B@A@M@d@G@U@M@P@S@P@h@h@t@B

Voltage Rails

Power Plane	Description	S0	S3	S4/S5
+DC20V	AC or battery power rail for power circuit.	N/A	N/A	N/A
+RTCVCC_S5	RTC power	ON	ON	ON*
+3V3_DS_W	3.3V DS_W on power rail	ON	ON	ON*
+3VALW_S5	3.3V always on power rail	ON	ON	ON
+5VALW_S5	5V always on power rail	ON	ON	ON
+12VALW_S5	12V always on power rail	ON	ON	ON
+1.8VS_S0	1.8V always on power rail	ON	OFF	OFF
+1.0VALW_S5	1.0V always on power rail	ON	ON	ON
+1.0V_VCCST_S3	1.0V power rail for CPU VCCST	ON	ON	OFF
+1.2V_VDDQ_S3	1.2V power rail for DDR4	ON	ON	OFF
+2.5V_S3	2.5V power rail for DDR4	ON	ON	OFF
+CPU_VCCIO_S0	0.95V power rail for CPU VCCIO	ON	OFF	OFF
+5VS_S0	5V switched power rail	ON	OFF	OFF
+3VS_S0	3.3V switched power rail	ON	OFF	OFF
+12VS_S0	12V switched power rail	ON	OFF	OFF
+1.05VS_S0	+1.5VS on power rail for CPU VCCSA	ON	OFF	OFF
+CPU_CORE	VCC Core voltage for CPU	ON	OFF	OFF
+VCC_GT_S0	Core voltage for CPU graphic	ON	OFF	OFF
+3VS_DGPU_S0	3.3V power rail for DIS graphic	ON	OFF	OFF
+VGA_CORE_S0	VCC Core voltage for GPU	ON	OFF	OFF
+1.05VS_DGPU_S0	1.05V power rail for DIS graphic	ON	OFF	OFF
+1.35VS_VGA_S0	1.35V power rail for VRAM	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus0 Address

Device	Address	HEX
Smart AMP DSP (TI)		0x9A
GPU (R17M-P1-70)		0x41


EC SM Bus2 Address


Device	Address	HEX
Scalar RTD2785T		0x94/0x95
LCD Backlight	0011 0001	31
Thermal Sensor	1001 101	4D

PCH SM Bus Address




Device	Address	HEX
DDR(JDIMM1) WRITE:0xA0	READ: 0xA1	
DDR(JDIMM2) WRITE:0xA4	READ: 0xA5	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size C	Document Number	LA-F882P M/B		Rev 0.2
Date:	Monday, April 09, 2018	Sheet	3	of 66

















ESD request Close to CPU as possible



PEG 0~7 Reversal



Direct Connect Interface



EDP to LVDS

HDMI OUT





Table 7-1. Mapping of HDMI* Signals for DDI Ports

Port	Digital Display Interface Pins	CRB Digital Display Interface Signals	HDMI* Signals
Port 1	DDI1_TXP[0]	DDI1_LANE0_DP	HDMIx_TX2_DP
	DDI1_TXN[0]	DDI1_LANE0_DN	HDMIx_TX2_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMIx_TX1_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMIx_TX1_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMIx_TX0_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMIx_TX0_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMIx_CLK_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMIx_CLK_DN
	Hot plug detect used by HDMI Port 1	DDPB_HPD	DDI1_HPD_Q
	HDMI DDC lines for Port 1	DDPB_CTRLCLK	DDI1_CTRL_CLK
		DDPB_CTRLDATA	DDI1_CTRL_DATA

PCIE 8~15 LANE Reversal





Table 2-13. PCI Express* Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2017/08/10		Deciphered Date	2018/09/10		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Skylake DMI/PEG/FDI		
						Size	Document Number	Rev
						Custom	LA-F882P M/B	0.2
						Date:	Monday, April 09, 2018	Sheet 6 of 66



INTERLEAVE CHANNEL-A







PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM

WRITE ADDRESS: 0xA0

```
SA0 = 0; SA1 = 0; SA2 = 0.
```

DDR4 FOR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S


STRETCH GOAL IS 2133 MT/S



CPU Side

Security Classification	Compul Secret Data			Title	
Issued Date	2017/09/10	Deciphered Date	2018/09/10	DDR4 DIMMA	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET AND ITS CONTENTS MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. WITHIN THE SCOPE OF THE INFORMATION IT CONTAINS MAY BE USED BY THE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</p>				<p>Size Document Number Date LA-F8822 M/B</p>	
				<p>Sheet 10 of 66</p>	


INTERLEAVE
CHANNEL-B



PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


```
SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS: 0xA4  
READ ADDRESS: 0xA5  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S
```

(4 . 0 mm) STD




SP011412251


Layout Note:
Place near JDIMM2




Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM2






PLACE NEAR TO PIN




Layout Note:
Place near JDIMM2






Layout Note:
Place near JDIMM2




Security Classification	Compul Secret Data		Title	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	DDR4 DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET AND ITS CONTENTS ARE NOT TO BE REPRODUCED, COPIED, TRANSMITTED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC. THIS SHEET MAY BE TRANSMITTED OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Size	Document Number
			Customer	LA-F882P M/B
			Date	Monday, April 09, 2018
			Sheet	1 of 68






32.768KMHZ CRYSTAL



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_CLKLPCISP\ISMBUS		
				Size	Document Number	Rev
				Custom	LA-F882P M/B	0.2
				Date:	Monday, April 09, 2018	Sheet 14 of 66




	Moderm standby	No Moderm standby
MSB_PRESENT	H	L




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_CRT/DDC	
				Size B	Rev 0.2
				Date:	Monday, April 09, 2018
				Sheet	15 of 66


USB 3.0 Rear IO Port (Gen 2)



USB 3.0 Side IO Port




USB 3.0 for type-C




Functional Strap Definitions

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



Functional Strap Definitions

SML2ALERT# (Internal Pull Down):
0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.



Intel® 300 Series Chipset Preliminary HSIO Lane Assignments

Lane #	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Assignment	USB 3.1 Gen 1 / Gen 2 #1	USB 3.1 Gen 1 / Gen 2 #2	USB 3.1 Gen 1 / Gen 2 #3	USB 3.1 Gen 1 / Gen 2 #4	USB 3.1 Gen 1 / Gen 2 #5	USB 3.1 Gen 1 / Gen 2 #6	USB 3.1 Gen 1 / Gen 2 #7	USB 3.1 Gen 1 / Gen 2 #8	USB 3.1 Gen 1 / Gen 2 #9	USB 3.1 Gen 1 / Gen 2 #10	PCIe 3.0 #5	PCIe 3.0 #6	PCIe 3.0 #7	PCIe 3.0 #8	PCIe 3.0 #9	PCIe 3.0 #10	PCIe 3.0 #11	PCIe 3.0 #12	PCIe 3.0 #13	PCIe 3.0 #14	PCIe 3.0 #15	PCIe 3.0 #16	PCIe 3.0 #17	PCIe 3.0 #18	PCIe 3.0 #19	PCIe 3.0 #20	PCIe 3.0 #21	PCIe 3.0 #22	PCIe 3.0 #23	PCIe 3.0 #24
Configuration	x4						x2		x2		x2		x2		x2		x2		x2		x2		x2		x2		x2		x2	
Notes	No Remapping						No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping		No Remapping	

SKU																													
H310	USB3.1 Gen 1	USB3.1 Gen 1	USB3.1 Gen 1	USB3.1 Gen 1	N/A	N/A	N/A	N/A	N/A	N/A	PCIe LAN	PCIe	PCIe	PCIe	LAN Only	N/A	PCIe	PCIe LAN	SATA LAN	SATA #0/#1	can be configured to SATA, SATA								

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title	PCH_PCI-E/USB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PRIOR WRITTEN PERMISSION FROM COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-F882P M/B
Date	Monday, April 09, 2018	Sheet	17	of	66









Table 18-1. GPIO Group Summary


GPIO Group	Power Pins	Voltage
Primary Well Group G (GPP_G)	VCCPGPPG_3P3 or VCCPRIM_1P8	1.8V or 3.3V
Primary Well Group H (GPP_H) Primary Well Group K (GPP_K)	VCCPGPPHK	1.8V or 3.3V
Primary Well Group I (GPP_I)	VCCPRIM_3P3	3.3V Only
Primary Well Group J (GPP_J)	VCCPRIM_1P8	1.8V Only
Deep Sleep Well Group (GPD)	VCCDSW_3P3	3.3V Only

Note: Except for GPP_G group, the operating voltage of a GPIO group having voltage configurability (3.3V or 1.8V) is selected by both connecting the corresponding power pin and setting the group-voltage-selection soft strap to the desired voltage. GPP_G group voltage is selected by setting the corresponding soft strap only.







Rail Name	Nominal Voltage	DC Tolerance	AC Tolerance	Maximum Current	Notes	
VDDC	"R17M-P1-50" 18W	0.700 V to 0.887 V	VID_VDDCI VDDC \times 0.6 mΩ \pm 20 mV	Overshoot: 120 mV Undershoot: 90 mV	20 A (TDC) 50 A (EDC)	1, 4, 8
	"R17M-P1-50" 25W	0.700 V to 0.963 V		30 A (TDC) 60 A (EDC)		
	"R17M-P1-50" 35W	0.700 V to 1.075 V		40 A (TDC) 70 A (EDC)		
	"R17M-P1-70" 25W	0.700 V to 1.000 V		30 A (TDC) 70 A (EDC)		
	"R17M-P1-70" 40W	0.700 V to 1.144 V		45 A (TDC) 92 A (EDC)		
	"R17M-M2-70"	0.700 V to 0.800 V		16 A (TDC) 35 A (EDC)		





to GPU power






Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
8 GB	011
16 GB	100
1 GB	101
2 GB	110
4 GB	111

VRAM 4 pcs total 4GB

- Use the GPU default strap on GPIO_22_ROMCSB (i.e., 1).
- Use the GPU default straps on GPIO_13, GPIO_12, and GPIO_11 (i.e., 101).



TX_HALF_SWING	GPIO_0	<p>Controls the transmitter full/half swing mode.</p> <p>0: The transmitter full-swing is enabled.</p> <p>1: The transmitter half-swing is enabled.</p>	0 (Internal pull-down)
BIF_VGA_DIS	GPIO_29	<p>Determine whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space).</p> <p>0: VGA Controller capacity enabled.</p> <p>1: The device will not be recognized as the system's VGA controller (for headless designs).</p>	0 (Internal pull-down)
TX_DEEMPH_EN	GPIO_20	<p>PCI Express transmitter de-emphasis enable</p> <p>0: Tx de-emphasis disabled.</p> <p>1: Tx de-emphasis enabled.</p>	<p>0 (Internal pull-down)</p> <p>1 Through pull-up resistor to VDD_33.</p>












AUD_PORT_CONN[1:0]	
111: No usable endpoints	
110: One usable endpoint	
101: Two usable endpoints	
100: Three usable endpoints	
011: Four usable endpoints	
010: Five usable endpoints	
001: Six usable endpoints	
000: All endpoints are usable	



BOARD_CONFIG[2:0]	
000: SAM 128Mx32	
001: HYUN 128Mx32	
010: MTC 256Mx32	
011: SAM 256Mx32	
100: HYUN 256Mx32	
101: MTC 128Mx32	
110:	
111:	

DBGDATA [7:6]	
01: 0x 40	
00: 0x 41	
10: 0x 42	
11: 0x 43	

Strap Pins		GPU 7-bit Slave Address Field						
DBGDATA_7	DBGDATA_6	A6	A5	A4	A3	A2	A1	A0
LOW	LOW	1	0	0	0	0	0	0
LOW	HIGH	1	0	0	0	0	0	1
HIGH	LOW	1	0	0	0	0	1	0
HIGH	HIGH	1	0	0	0	0	1	1



BOARD_CONFIG[2:0]		
2	1	0
 RV464 V4G_S@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180	 RV461 V4G_S@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180	 RV459 V4G_S@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180
 RV463 V4G_H@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180	 RV462 V4G_H@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180	 RV460 V4G_H@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180
 RV464 V4G_M@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180	 RV461 V4G_M@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180	 RV460 V4G_M@ S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402S RES 1/16W 5.1K +-1% 0402 SD034510180

B0/1 Channel





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/07/20	Deciphered Date	2018/07/20	Title	R17M-P1-50/70 (4/9)_MEM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-F882P M/B	0.2
Date: Monday, April 09, 2018				Sheet	24	of 66


A0 Channel
















A1 Channel











Rail Name		Nominal Voltage	DC Tolerance	AC Tolerance	Maximum Current	Notes
VDDCI	"R17M-M2-70"	0.700 V	± 3%	± 3%	5 A (TDC)	9
VDD_08	"R17M-M2-70"	0.800 V	± 3%	± 3%	1.5 A (TDC)	9
VDDCI	All others	0.875 V	±3%	±3%	8 A (TDC)	2
VDD_08						
VMEMIO		1.35 V	± 3%	± 3%	128 bit: 2 A (TDC), 8 A (EDC) 64 bit: 1 A (TDC), 4 A (EDC)	3
VDD_18		1.8 V	± 3%	± 3%	1 A (TDC)	5, 6
VDD_33		3.3 V	± 3%	± 3%	10 mA (TDC)	
TSVDD		1.8 V	± 3%	± 3%	13 mA	7











From codec To SMART USA3





















From scaler Close to each other & close to USA3




CSA40 @DSP_EMI@ 10P_0402_50V8J I2S_BCLK_SW_SC_R 2 I2S_BCLK_SW_SC












CSA16 @DSP@ 0.1U_0402_16V7K




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2017/08/10		Deciphered Date		2018/09/10		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SMART AMP TAS5766MRMTR							
		Size	Document Number				Rev		
		Custom	LA-F882P M/B				0.2		
		Date:	Monday, April 09, 2018			Sheet	29	of	66
















+10V_LCDVDD_S5 for LG Panel only










Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2017/08/10		Deciphered Date		2018/09/10		Title			
								LVDS/CAM/Touch/MIC			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number			
						Custpm		LA-F882P M/B		Rev	
										0.2	
Date:		Monday, April 09, 2018				Sheet		31 of 66			



HDMI-in Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI-IN conn					
				Size	Document	Number	Rev		
				Custom		LA-F882P	M/B	0.2	
Date:				Monday, April 09, 2018		Sheet	32	of	66





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI IN		
				Size	Document Number	Rev
				LA-F882P M/B		0.2
Date: Monday, April 09, 2018				Sheet	33 of 66	


SATA HDD Conn.



SATA ODD Conn





Place CAP close to JODD1 <100mil




Place CAP close to JHDD1 <100mil

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/12/25		Deciphered Date		2013/09/01		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number		Rev		Date	
				Custom		LA-F882P M/B		0.2		Monday, April 09, 2018	
										Sheet 34 of 66	




Compal Electronics, Inc.			
Title IO Board			
Size Custom	Document Number LA-F882P M/B		Rev 0.2
Date Monday, April 09, 2018	Sheet 35 of 66		

WOL circuit (Connect +3V_LAN to +3VALW)



+3V_LAN rising time (10%~90%) need > 0.5ms and <100ms.

Power (Decoupling Cap.)






LED Status


WOL	status	Yellow
don't care	No Link	off
off(ME WOL and Host WOL should be disable both)	S3/S4/S5	off
on	10M_inactive	
on	10M_active	
on	100M_inactive	
on	100M_active	
on	1G_inactive	
on	1G_active	

always on
blinking

8111G resistor/8111H capacitor




WLAN Conn.
NGFF E-KEY




```
NEW PART: Nuvoton NPCT650LBAYX ( Default )
          Infineon SLB 9670
          ST      ST33HTPH2E32AAE8
```


-
- The schematic diagram illustrates the internal structure and connections of the TPM module. Key components and connections include:
- TPM Controller and Memory:** The central part of the diagram shows the TPM controller and its associated memory, with pins for TPM_SPI_CLK, TPM_SPI_CS#2, TPM_MISO, TPM_MOSI, TPM_SPI_CS#2, and TPM_SPI_CLK.
 - TPM Peripheral Components:** The diagram shows the connection of the TPM module to the system bus and the external TPM peripheral components, including TPM_STSIRQ# and TPM4.
 - Power and Ground Connections:** The schematic includes connections for +3VALW_TPMS5, +3VALW_TPMS5, +3VALW_TPMS5, and +3VALW_TPMS5, as well as ground connections for the TPM module.
 - Signal Connections:** The diagram shows the connection of the TPM module to the system bus and the external TPM peripheral components, including TPM_STSIRQ# and TPM4.



(Default)			
Pop / Un-pop For Co-lay	RTP1	RTP10	BOM Config
Nuvton_NPCT750LAAYX(SPI)	V	V	Nuvton @+TPM @
ST_ST33HTPH2E32AHB4(SPI)	X	X	ST @+TPM @
Infineon_SLB 9670VQ2(SPI)	X	X	Infineon @+TPM @


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title WLAN (NGFF) / TPM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F882P M/B	
Date: Monday, April 09, 2018				Sheet	37 of 63






GAIN1	GAIN0	AV(inv)	INPUT IMPEDANCE
0	0	20dB	60Kohm
0	1	26dB	30Kohm
1	0	32dB	15Kohm
1	1	36dB	9Kohm

MUX_SEL	L=Audio Codec Input source H=Scalar Input source
---------	---









Route	Width (mil)
CC1, CC2, PP_CABLE	8
LDO_3V3, LDO_1V8A, LDO_1V8D, LDO_BMC, VIN_3V3, VOUT_3V3, VDDIO, HV_GATE1, HV_GATE2	6
Component GND	10






USB3.1 Gen1 only
Type C conn




Route	Width (mil)
CC1, CC2, PP_CABLE	8
LDO_3V3, LDO_1V8A, LDO_1V8D, LDO_BMC, VIN_3V3, VOUT_3V3, VDDIO, HV_GATE1, HV_GATE2	6
Component GND	10





Security Classification	Compal Secret Data	Deciphered Date	2018/08/10
Issued Date	2017/08/10	Deciphered Date	2018/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			
Title Rear USB3.0 x 1		Rev 02	
Date: Monday, April 09, 2018		Sheet 41 of 66	




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC NCT6685			
				Size	Document	Number	Rev
				Custom	LA-F882P M/B		0.2
Date: Monday, April 09, 2018				Sheet	42	of	66




SMBus address Hex 4D(1001 101).




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN/Thermal Sensor	
				Size	Document Number
				LA-F882P M/B	
Date: Monday, April 09, 2018				Sheet	43 of 66






BARCODE




VRAM GDDR5




R3 part

CPU




PCH R1 part



R3 part


GPU

R1 part



R3 part

Power Button




WIFI Screw Hole

4.2mm x 1




SSD Screw Hole

6.2mm x 2




PCB



IO board:DA6001UH010
power board:DA60020L010

PCB Screw Hole


4.2 mm x 1



4.2 mm x 1




4.0 mm x 6




CPU Screw Hole

5.4mm x 4




3.8 mm x 3





GPU Screw Hole

3.3 mm x 4






Other



1.2 mm x 3



Security Classification	Compal Secret Data			Title	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	PWR SW/LED/SCREW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-F882P M/B	
				Date: Monday, April 09, 2018	Rev 0.2
				Sheet 45	of 66




+12VALW_S5 TO +12VS_S0 (PMOS)



Link to power & EC

	+12VALW_S5	+12VS_S0	BOM
Converter SKU	+12VALW_S5 = +12VS_S0, Enable: HW_12V_EN# (Follow SPL_S3#)		RDC7,RDC8,RDC9
Scalar SKU	HW_12V_EN#(Follow SCALER_ON#)	SUSP# (Follow SPL_S3#)	QDC2,RDC10,RDC16,RDC17,CDC19,CDC17

System clock and Reset map



SMBUS Block Diagram




Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2017/08/10	Deciphered Date	2018/09/10	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF RAD SYSTEMS, INC. OR BE REPRODUCED, COPIED, OR DISCLOSED BY COMPUL ELECTRONICS, INC. OR THESE TRADE SECRET INFORMATION MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			GPIO Table & SMBUS BD	
			Size Document Number	
			LA-F882P M/B	
Date	Monday April 09, 2019		Size	1 of 66

Main source:PZ0703EK
 $PD = I^2 * R_{ds(on)} = 7.5^2 * 7m \text{ ohm} = 0.394W$
 $\theta_{JA} = 50^\circ \text{ C/W} * 0.394W = 19.69^\circ \text{C}$


Second source:AON6405
 $PD = I^2 * R_{ds(on)} = 7.5^2 * 2 * 7m \text{ ohm} = 0.394W$
 $\theta_{JA} = 50^\circ \text{ C/W} * 0.394W = 19.69^\circ \text{C}$

3rd Source:SIR403EDP
 $PD = I^2 * R_{ds(on)} = 7.5^2 * 2 * 6.5m \text{ ohm} = 0.366W$
 $\theta_{JA} = 65^\circ \text{ C/W} * 0.366W = 23.79^\circ \text{C}$

BOM Control





$$Pd = I^2 * R(\max) = 0.28W$$



main source : LOTES AJAK0031-P002A
 second srouce:Drapho PJSS0056-C011H

Current Limit Function




UMA SKU 120W:
 Full Load(100%) --> 6A
 $V_{trip} = 6 * 5m = 30mV$
 $V_{Limit} = V_{trip}; R_{limit} = (30mV + 0.5mV) / 20uA = 1.525K$
 Trigger(112.5%) --> 6.75A (@135W)
 $V_{trip} = 6.75 * 5m = 33.75mV$
 $R_{limit} = (33.75mV + 0.5mV) / 20uA = 1.7125K$
 Select $R_{limit} = 1.5K$
 $I_{Trigger} \rightarrow 6.75A$


DIS SKU 150W:
 Full Load(100%) --> 7.5A
 $V_{trip} = 7.5 * 5m = 37.5mV$
 $V_{Limit} = V_{trip}; R_{limit} = (37.5mV + 0.5mV) / 20uA = 1.9K$
 Trigger(120%) --> 9A (@180W)
 $V_{trip} = 9 * 5m = 45mV$
 $R_{limit} = (45mV + 0.5mV) / 20uA = 2.275K$
 Select $R_{limit} = 2K$
 $I_{Trigger} \rightarrow 9A$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/18	Deciphered Date	2013/12/18	Title	DCIN/CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev 0.1
				Date	Monday, April 09, 2018
				Sheet	48 of 66



main source : RT6576D
second source : TPS51275B-1
third source : APW8823EQBI-TRG



+3VALWP
Vin = 20V
Iin = $3.3 \times 6.8 / 0.85 / 20$
= 1.32A

Vout = $Vfb \times [1 + (Rt/Rb)]$
= $2 \times [1 + (13.3K/20K)]$
= 3.3V

+3VALWP
Imax=4.48A ; Ipeak=6.8A ; Fsw=355KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:10.2mohm ; max: 14mohm
Itrip=9~11 uA
Iocp(set)=10A~13.5A
Iin_ripple=1.66A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=2.352A
LIR=Delta IL/Ipeak=0.367
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=240.02uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.87uF

+5VALWP
Vin = 20V
Iin = $5 \times 8.44 / 0.85 / 20$
= 2.48A


Vout = $Vfb \times [1 + (Rt/Rb)]$
= $2 \times [1 + (30K/20K)]$
= 5V

+5VALWP
Imax=5.9A, Ipeak=8.44A ; Fsw=300KHz
Iocp=(Rcs1*Itrip)/(8*Rdson)
Rds : L/S --> typ:10.2ohm ; max: 14mohm
Itrip=9~11 uA
Iocp(set)=12.66A~13.5A
Iin_ripple=2.56A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=2.660A
LIR=Delta IL/Ipeak=0.315
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=243.73uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.85uF

$$\begin{aligned} V_{in} &= 5V \\ I_{in} &= 2.5 \times 2.24 / 0.85 / 5 \\ &= 1.32A \end{aligned}$$

```
+2.5VP
Ipeak=2.24A ;Fsw=1MHz
ILimit=4A
Iin_ripple=0.75A
Delta IL=((Vin-Vo)/L)*[(Vout/Vin)*T]=0.568A
LIR=Delta IL/Ipeak*0.25
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=11.8uF
CINBUL=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.78uF
```


```
main source : RT8068AZQW
second srouce : UP1727PDDA
thrid source: GS7302SADTD-R
```



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/15	Deciphered Date	2013/08/29	Title	2.5VP(RT8068)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, April 09, 2018
				Sheet	51 of 66


+1.1V_SCA
Vin =5V
Iin =1.1*1.94/0.9/5
=0.58A

main source : RT8068AZQW
second source : UP1727PDDA
third source: GS7302SADTD-R




+10VALWP
Vin =20V
Iin = 10*1.04/0.85/20
=0.61A

main source : RT8296A
second source:UP1735P




main source : RT8068AZQW
second source : UP1727PDDA
third source : GS7302SADTD-R



+1.8VALWP
I_{peak}=1.013A ;F_{sw}=1MHz
I_{limit}=4A
I_{in_ripple}=0.4A
Delta I_L=(V_{in}-V_o)/L]*[(V_{out}/V_{in})*T]=0.745A
LIR=Delta I_L/I_{peak}=0.372
C_{out}=[L*(I_{out}+Delta I_L/2)^2]/[(V_{out}+Delta V)^2-V_{out}^2]
=20.81uF
C_{INBULK}=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=0.06uF

main source : RT9059GSP
second source : APL5933CKAI
third source : GS7166



V _o	1.8	V
V _{in}	3.3	V
I _o	0.65	A
PD	0.456	W
θ JA(main)	33.7	° C/W
θ JA(2nd)	50	° C/W


+1.8VS
I_{peak}=0.311A ;
Current Limit=3.1A(min)-3.6A(Typ)-4.2A(Max)

RT9059:
Quiescent Current (GND Current)
I_Q(typ)=0.6mA, I_Q(max)=1.2mA
PD =(V_{in}-V_{out})*I_{out} + V_{in}*I_Q =0.978W
θ JA= 33.7° C/W*0.903=32.99°C

+VPCH_1.05VP
 Ipeak=7.696A, I_{max}=5.387A ; I_{ocp}=11.6A~14A
 F_{sw}=290K
 I_{in} ripple= 1.28A
 Output Cap. ESR=17mohm
 R_{ds} L/S --> typ: 12.1mohm ; max: 14mohm
 Delta IL=[(V_{in}-V_o)/L]*[(V_{out}/V_{in})*T]=1.559A
 LIR=Delta IL/Ipeak=0.203
 C_{out}=[L*(I_{out}+DeltaIL/2)^2]/[(V_{out}+Delta V)^2-V_{out}^2]
 =1246.12uF
 CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=0.46uF

$$\begin{aligned}
 V_{out} &= V_{fb} * [1 + (R_t / R_b)] \\
 &= 0.7 * [1 + (5K / 10K)] \\
 &= 1.05V
 \end{aligned}$$


$$\begin{aligned}
 +VPCH_1.05VP \\
 V_{in} &= 20V \\
 I_{in} &= 1.0 * 10.24 / 0.85 / 20 \\
 &= 0.602A
 \end{aligned}$$



Security Classification	Compal Secret Data				Compal Electronics, Inc.	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	VPCH1.05V(TPS51212)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date	Monday, April 09, 2018	0.1
				Sheet	56	of 66

+0.95VSP
 $I_{max}=4.48, I_{peak}=6.4A$; $F_{sw}=290KHz$
 $I_{ocp}=(R_{cs1}*I_{trip})/R_{dson}$
 $R_{ds} : L/S \rightarrow typ:10.2mohm ; max: 14mohm$
 $I_{trip}=9-11 \mu A$
 $I_{ocp}(set)=11.3-13.6A$
 $I_{in_ripple}=0.95A$
 Output Cap. $ESR=17mohm$
 $\Delta IL=[(V_{in}-V_o)/L]*[(V_{out}/V_{in})*T]=2.08A$
 $LIR=\Delta IL/I_{peak}=0.325$
 $C_{out}=[L*(I_{out}+\Delta IL/2)^2]/[(V_{out}+\Delta V)^2-V_{out}^2]$
 $=831.61\mu F$
 $CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=0.35\mu F$


+0.95VSP
 $V_{in} = 20V$
 $I_{in} = 6.4*0.95/0.85/20$
 $= 0.357A$




NS0IX@ for non-morden standby

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	
				VCCIO_0.95V(RT6542AGQW))	
				Size	Rev
				Document Number	0.1
				Date	Monday, April 09, 2018
				Sheet	97 of 99


```
+VCCSAP_1.05V_S0
Vin =20V
Iin =1.05*10/0.85/20
      =0.618A
```



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	VCCSA 1.05VSP(NCP5230M)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		1.0
Date:	Monday, April 09, 2018			Sheet	58	of 66





Security Classification	Compul Secret Data		Title	
Issued Date	2013/06/29	Deciphered Date	2013/08/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.			Title VGA CORE(RT8880C) Ver 0.00 Date: Monday, Apr 08, 2013 Sheet 59 of 55	



+VRAM_1.35VSP
Imax=4.9A, Ipeak=7A ; Fsw=290KHz
Iocp=(Rcs1*Itrip)/Rdson
Rds : L/S --> typ:12.1mohm ; max: 14mohm
Itrip=9-11 uA
Iocp(set)=10-14A
Iin_ripple=1.23A
Output Cap. ESR=17mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=1.907A
LIR=Delta IL/Ipeak=0.272
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=403.54uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.51uF

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/29	Deciphered Date	2013/08/29	Title	VRAM_1.35V(TPSS51212)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Date: Monday, April 08, 2018	Sheet 60 of 66


Intel Coffeelake IMVP8 POWER CFL - S-LINE 62 / 42 / 22 35W 4+2 PHASE



CFL - S-LINE 62 / 42 / 22 35W









+CPU_CORE
TDC=74A, Ipeak=104A Fsw=400K, OCP=135-176.8A
Inductor DCR=0.98mohm
Output Cap. ESR=10mohm
Rds H/S --> typ: 4.8mohm ; max: 7mohm
L/S --> typ: 2.1mohm ; max: 3.3mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=10.255A
LIR=Delta IL/Ipeak=0.394
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=811.08
CINBULK=Iload*Vout*(Vin-Vout)/((Fsw*Vin^2*VINPP)=1.03uF

+GFX_CORE
TDC=34A, Ipeak=48A Fsw=400K, OCP=62.4-81.6A
Inductor DCR=1.1mohm
Output Cap. ESR=10mohm
Rds H/S --> typ: 4.8mohm ; max: 7mohm
L/S --> typ: 2.1mohm ; max: 3.3mohm
Delta IL=[(Vin-Vo)/L]*[(Vout/Vin)*T]=6.267A
LIR=Delta IL/Ipeak=0.358
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=577.19uF
CINBULK=Iload*Vout*(Vin-Vout)/((Fsw*Vin^2*VINPP)=0.69uF





Compal Electronics, Inc.

Security Classification		Compal Secret Data		Title	Rev
Issued Date	2019/01/25	Deciphered Date	2009/04/28		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS STRICTLY NOT TO BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IN WRITTEN FORM. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY FORM OR BY ANY MEANS WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU_CORE (NCP81220M)	B.1
Customer		Date	Monday, April 15, 2019	Sheet	51 of 55



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			CPU CORE 1	Rev
Size	Document Number	Date	Monday, April 26, 2010	0.1
Sheet	82	of	66	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/12/18	Deciphered Date	2013/12/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
Date: Monday, April 09, 2018		Sheet 64 of 66			